hardware

D-flip flop delay change of state until next clock up

describe hardware gate level, switch level, behavior level, register transfer level fpga multiple components parallel RTL pseudocode for hardware, some abstraction registers (sequential logic), as D flip flops, only one with memory